ติดต่อเรา
บริษัท : ดีบูรณาการระบบ จำกัด
ติดต่อ: เอลล่า Cai
ที่อยู่: RM 2501 Jiejia อาคาร Futian เซินเจิ้น 518031, จีน
อีเมล์: [email protected][email protected]
Skype: sales009-EIS
โทรศัพท์: 0086-755-23611101
โทรสาร: 0086-755-61679009-109
ติดต่อตอนนี้
บ้าน > ข่าว > Industry News > Samsung lays out foundry proce.....

Samsung lays out foundry process roadmap

  • ผู้เขียน:Ella Cai
  • ปล่อยบน:2017-05-26
“To successfully compete in today’s fast-paced business environment, our customers need a foundry partner with a comprehensive roadmap at the advanced process nodes to achieve their business goals and objectives,” said Samsung  foundry evp, Jong Shik Yoo,  at this week’s Samsung Foundry Forum in Santa Clara.

Yoon listed the processes Samsung will be offering:

8LPP (8nm Low Power Plus): 8LPP provides the most competitive scaling benefit before transitioning to EUV (Extreme Ultra Violet) lithography. Combining key process innovations from Samsung’s 10nm technology, 8LPP offers additional benefits in the areas of performance and gate density as compared to 10LPP.

7LPP (7nm Low Power Plus): 7LPP will be the first semiconductor process technology to use an EUV lithography solution. 250W of maximum EUV source power, which is the most important milestone for EUV insertion into high volume production, was developed by the collaborative efforts of Samsung and ASML. EUV lithography deployment will break the barriers of Moore’s law scaling, paving the way for single nanometer semiconductor technology generations.

6LPP (6nm Low Power Plus): 6LPP will adopt Samsung’s unique Smart Scaling solutions, which will be incorporated on top of the EUV-based 7LPP technology, allowing for greater area scaling and ultra-low power benefits.

5LPP (5nm Low Power Plus): 5LPP extends the physical scaling limit of FinFET structure by implementing technology innovations from the next process generation, 4LPP, for better scaling and power reduction.

4LPP (4nm Low Power Plus): 4LPP will be the first implementation of next generation device architecture – MBCFETTM structure (Multi Bridge Channel FET). MBCFETTM is Samsung’s unique GAAFET (Gate All Around FET) technology that uses a Nanosheet device to overcome the physical scaling and performance limitations of the FinFET architecture.

FD-SOI (Fully Depleted – Silicon on Insulator): Well suited for IoT applications, Samsung will gradually expand its 28FDS technology into a broader platform offering by incorporating RF (Radio Frequency) and eMRAM(embedded Magnetic Random Access Memory) options. 18FDS is the next generation node on Samsung’s FD-SOI roadmap with enhanced PPA (Power/Performance/Area).